dongjiyingdjy 22ff81b047 fix：fix illeagel memory access when mtp >= 2 (#3006) ... * fix - fix illeagel memory access when mtp > 2 --------- Signed-off-by: Jiying Dong <87510204+dongjiyingdjy@users.noreply.github.com> Signed-off-by: Fanrong Li <23290157+lfr-0531@users.noreply.github.com> Co-authored-by: Fanrong Li <23290157+lfr-0531@users.noreply.github.com>		2025-04-01 13:36:45 +08:00
..
attention_backend	fix：fix illeagel memory access when mtp >= 2 (#3006)	2025-04-01 13:36:45 +08:00
auto_deploy	perf: [AutoDeploy] Enable AutoDeploy as a backend in trtllm-bench (#3041)	2025-03-26 14:33:14 -07:00
compilation	None - Add one-shot version for UB AR NORM FP16/BF16 (#2995)	2025-03-31 11:16:03 +08:00
custom_ops	Update (#2978)	2025-03-23 16:39:35 +08:00
models	Chore: waive tests and fix multi-GPU tests (#3157)	2025-03-31 16:05:45 +08:00
modules	Refactor imports inside tensorrt_llm._torch. (#3015)	2025-03-26 11:01:07 +08:00
pyexecutor	fix：fix illeagel memory access when mtp >= 2 (#3006)	2025-04-01 13:36:45 +08:00
speculative	fix：fix illeagel memory access when mtp >= 2 (#3006)	2025-04-01 13:36:45 +08:00
__init__.py	Update TensorRT-LLM (#2755)	2025-02-11 03:01:00 +00:00
autotuner.py	Update (#2978)	2025-03-23 16:39:35 +08:00
distributed.py	Update (#2978)	2025-03-23 16:39:35 +08:00
llm.py	test: [TRTLLM-4334] Create 1.0 criteria scope from API stability references (#3069)	2025-03-26 18:14:35 +08:00
metadata.py	Update TensorRT-LLM (#2936)	2025-03-18 21:25:19 +08:00
model_config.py	fix：fix illeagel memory access when mtp >= 2 (#3006)	2025-04-01 13:36:45 +08:00
pipeline_interface.py	Update (#2978)	2025-03-23 16:39:35 +08:00
utils.py	Update (#2978)	2025-03-23 16:39:35 +08:00