TensorRT-LLMs/cpp/tensorrt_llm/batch_manager/assignReqSeqSlots.cpp
yifeizhang-c 4127d77678
[https://nvbugs/5394392][fix] Enlarge scheduler capacity under disagg bs == 1 (#6537)
Signed-off-by: Yifei Zhang <219273404+yifeizhang-c@users.noreply.github.com>
2025-08-15 09:52:06 -07:00

51 lines
2.1 KiB
C++

/*
* SPDX-FileCopyrightText: Copyright (c) 2025 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "tensorrt_llm/batch_manager/assignReqSeqSlots.h"
#include "tensorrt_llm/common/logger.h"
#include "tensorrt_llm/common/nvtxUtils.h"
void tensorrt_llm::batch_manager::AssignReqSeqSlots::operator()(SequenceSlotManager& seqSlotManager,
RequestVector const& contextRequests, RequestVector const& generationRequests) const
{
TLLM_LOG_TRACE("%s start", __PRETTY_FUNCTION__);
NVTX3_SCOPED_RANGE(AssignReqSeqSlots);
seqSlotManager.freeIdleSequenceSlots();
for (auto const& requests : {contextRequests, generationRequests})
{
for (auto const& llmReq : requests)
{
if (llmReq->isDisaggGenerationInitState())
{
// Skip assigning sequence slot for DISAGG_GENERATION_INIT request
continue;
}
auto const isReqNew = (llmReq->isContextInitState() && !llmReq->mSeqSlot)
|| (llmReq->isDisaggGenerationTransmissionComplete());
if (isReqNew && llmReq->getReturnPerfMetrics())
{
llmReq->setFirstScheduledTime();
}
auto const reqSeqSlot = seqSlotManager.getSequenceSlot(isReqNew, llmReq->mRequestId);
TLLM_CHECK_WITH_INFO(reqSeqSlot, "Unable to get batch slot for request ID %lu", llmReq->mRequestId);
llmReq->mSeqSlot = reqSeqSlot;
}
}
TLLM_LOG_TRACE("%s stop", __PRETTY_FUNCTION__);
}