nimble/transport: Fix typo in UART transport

X-Original-Commit: 29c5182089491d76a4ab373e2e800e8ed0f71056
This commit is contained in:
Szymon Janc
2018-01-15 17:32:53 +01:00
parent efaad20099
commit 5a9801bdf8
+1 -1
View File
@@ -1040,7 +1040,7 @@ ble_hci_uart_init(void)
acl_block_size = acl_data_length + BLE_MBUF_MEMBLOCK_OVERHEAD +
BLE_HCI_DATA_HDR_SZ;
acl_block_size = OS_ALIGN(acl_block_size, OS_ALIGNMENT);
rc = mem_malloc_mempool_ext(&ble_hci_emspi_acl_pool,
rc = mem_malloc_mempool_ext(&ble_hci_uart_acl_pool,
MYNEWT_VAL(BLE_ACL_BUF_COUNT),
acl_block_size,
"ble_hci_uart_acl_pool",