mirror of
https://github.com/NVIDIA/TensorRT-LLM.git
synced 2026-01-14 06:27:45 +08:00
56 lines
1.5 KiB
C++
56 lines
1.5 KiB
C++
|
|
/*
|
|
* Copyright (c) 2022-2024, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
* you may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#include "tensorrt_llm/kernels/customAllReduceKernels.h"
|
|
#include "tensorrt_llm/runtime/iTensor.h"
|
|
#include "tensorrt_llm/runtime/worldConfig.h"
|
|
|
|
namespace tensorrt_llm::runtime
|
|
{
|
|
|
|
void setPeerAccess(WorldConfig const& worldConfig, bool enable = true);
|
|
|
|
class IpcMemory
|
|
{
|
|
public:
|
|
using TensorPtr = ITensor::SharedPtr;
|
|
|
|
// MAX_ALL_REDUCE_BLOCKS for block_barrier, 1 for multi_gpu_barrier
|
|
size_t static constexpr FLAGS_SIZE = (kernels::MAX_ALL_REDUCE_BLOCKS + 1) * sizeof(uint32_t);
|
|
|
|
IpcMemory(WorldConfig const& worldConfig, std::size_t bufferSize);
|
|
~IpcMemory();
|
|
|
|
[[nodiscard]] std::vector<void*> const& getCommPtrsTensor() const
|
|
{
|
|
return mCommPtrs;
|
|
}
|
|
|
|
private:
|
|
void allocateIpcMemory();
|
|
void destroyIpcMemory();
|
|
|
|
WorldConfig mWorldConfig;
|
|
std::vector<void*> mCommPtrs;
|
|
std::size_t mBufferSize;
|
|
void* mBufferPtr{nullptr};
|
|
};
|
|
|
|
} // namespace tensorrt_llm::runtime
|